	Board Name	IFU	ProcH	ProcL	ContA	ContB	Base	l
	5	MemSH	_StartCycle'	_StartCycle'	MemSH		CLK.OutBase'	_ 5
	8 _	CLKEnable'a	CLKEnable'c	CLKEnable'b	MemSH'	CLKEnable'a	CLK.ca'	8
	9	CLK.ifu'	CLK.ph'	_CLK.pl' _	_CLK.ca'	_CLK.cb'	_CLK.InBase'	<u>۽</u> ۾
	12 <u> </u>	MemClkEn'a JunkTW	IOB.00 IOB.01	Md.08 	CLKEnable'b CLKEnable'c	IMLHPEdiy IMRHPEdiy	CLK.cb'	12
	16	Julik i VV	10B.02	Md.10	CLKEnable c	IIVISHELLIY	_CLK.pl' CLK.ph'	13 16
	17		10В.03	Md.11	MemClkEn'a		CLK.ifu'	17
	20	IfuFaultInEc2	IOB.04	Md.12	MemClkEn'b		CLK.mc'	_ 20
	21	RefOutStdg'	Freeze	Freeze	Freeze	_StartCycle'	CLK.mx'	_ 21
· ·	24	SignIfuData	RSTK.0	RSTK.0	StartCycle'	RSTK.0	CLK.md'	24
RIGHT	25 <u> </u>	CrryEvCntA Genin.00	RSTK.1 RSTK.2	RSTK.1 RSTK.2	← Dbuf	RSTK.1 RSTK.2	CLK.ms0Even* CLK.ms0Odd*	25 28
(C)	29	Genin.01	RSTK.3	RSTK.3		RSTK.3	CLK.ms1Even	29
. (0)	32	Genin.02	RBBypass	RBBypass	CramClock	CramClock	CLK.ms1Odd'	32
	33	Genin.03	RBBypass'	RBBypass'			CLK.ms2Even	33
	36	GenIn.04	IOB.05	Md.13			CLK.ms2Odd'	36
	37 40	GenIn.05 GenIn.06	IOB.06 IOB.07	Md.14	StopMiRCik IMRHPE'	StopMIRCIK	CLK.ms3Even* CLK.ms3Odd*	_ 37 40
	41	Genin.07	IOB.16	PrBlock'	PrBlock'	ASEL.O'mem	CLK.filsSOdd	41
	44	Genin.08	Md.00	IOB.08	TWReg.01	IMLHPE'	CLK.display'	44
	45	Genin.09	Md.01	IOB.09	JunkTW		CLK.io20'	45
	48	Genin.10	Md.02	IOB.10	DispYhtTW		CLK.io21'	48
	49	Genin.11	SelectRm'a	SelectRm'a	Error	Error'	CLK.io22'	49
	52 <u> </u>	Genin.12 Genin.13	SelectStk'a	SelectStk'a QBit'	UseDMD QBit'	UseDMD	UseDMD	52 53
	56	Genin.13	Md.03	IOB.11	DispMhtTW		CLK.io24'	_ 56
	57	Genin.15	Md.04	IOB.12	TWReq.05	CPIn.0	CPin.0	57
	60	GenOut.00	Md.05	IOB.13	EthOutTW	CPin.1	CPIn.1	60
Even Pin# C 1/0	61	GenOut.01	Md.06	IOB.14	EthInTW	CPIn.2	CPIn.2	61
Even Pin# C I/O	64 65	GenOut.02	Md.07	IOB.15	TWReq.08	CPIn.3	_CPin.3	64
c	68	GenOut.03 GenOut.04	Md.16 SignIfuData	IOB.17 Md.17	SetRun SetSS'		_SetRun SetSS'	65 68
	69	GenOut.05	Pdata.15	Pdata.15	CPOut.0	CPOut.0	CPOut.0	69
l n	72	GenOut.06	StkAdr.0a	StkAdr.0a	CPOut.1	CPOut.1	CPOut.1	72
l n	73	GenOut.07	StkAdr.1a	StkAdr.1a	CPOut.2	CPOut.2	_CPOut.2 _	73
l e	76 77	GenOut.08 GenOut.09	StkAdr.2a StkAdr.3a	StkAdr.2a	CPOut.3 CPOut.4	CPOut.3 CPOut.4	_CPOut.3	_ 76 _ 77
e c t	80	GenOut.10	StkAdr.4a	StkAdr.3a StkAdr.4a	CPOut.5	CPOut.5	CPOut.4 CPOut.5	80
1 16	81	GenOut.11	StkAdr.5a	StkAdr.5a	CPOut.6	CPOut.6	CPOut.6	81
l lř	84	GenOut.12	StkAdr.6a	StkAdr.6a	CPOut.7	CPOut.7	CPOut.7	84
ini	85	GenOut.13	StkAdr.7a	StkAdr.7a	CPOut.8	CPOut.8	CPOut.8	85
7	88 <u>—</u> 89	GenOut.14 GenOut.15	RbAdr.0' RbAdr.1'	RbAdr.0' RbAdr.1'	—←Map CPStrb'	CPStrb'	CPStrb'	88 89
<u>'</u>	. 92 —	EventA	RbAdr.2'	RbAdr.2'	CPAddr.O'	CPAddr.0'	CPAddr.0'	92
1	93	EventB	RbAdr.3'	RbAdr.3'	CPAddr.1'	CPAddr.1'	CPAddr.1'	93
lon and	96	Vcc+5v	Alu.07	Alu.07	CPAddr.2'	CPAddr.2'	CPAddr.2'	96
В	97	Vcc+5v	Alu.08	Alu.08	DM: 4.7	DM 4.7	0.40((-0.45-	97
1 1	100 <u>—</u> 101 —		_Alu.15 BMux.16	BMux.17	BMux.17 BMux.16	BMux.17 BMux.16	SrtClkPulse dSrtClkPulse	_100 101
1	104	BMux.15	AluM	BMux.15	BMux.15	BMux.15	GOTTOINT GIGG	104
	105	BMux.07	BMux.07	AluM	BMux.07	BMux.07		_105
	108	BootNO	AluFO	AluFO	_dlMOut.07	_dlMOut.07	_BcotNO	_108
1	109	MAR.15'	TaskSimTW_	MAR.15'	diMOut.08	dlMOut.08	RovData	_109
	112 <u>-</u> 113 -	MAR.07' MAR.14'	MAR.07' AluF1	RScopeClkO' MAR.14'	diMOut.09 _dlMOut.10	dIMOut.09 dIMOut.10	Collision XmtData'	112 113
	116	MAR.06'	MAR.06'	AluF1	dlMOut.11	dlMOut.11	Sequence.0'	116
1 1	117	BMux.14	AluF2	BMux.14	BMux.14	BMux.14		117
i i	120	BMux.06	BMux.06	AluF2	BMux.06	BMux.06		_120
1 1	121	BMux.13 BMux.05	AluF3	BMux.13	BMux.13	BMux.13		121
	124 125	IfuData.0	BMux.05	AluF3 IfuData.0	BMux.05	BMux.05		124 125
1 1	128	IfuData.1	TIOA.1	IfuData.1	DispMwtTW	CBTempSense	CBTempSense	128
L J	129	IfuData.2	TIOA.2	lfuData.2	TaskSimTW			129
	132	IfuData.3	TIOA.3	IfuData.3	DispYwtTW			132
	133	lfuData.4	TIOA.4	IfuData.4	DiskTW			133
	136 <u> </u>	IfuData.5 IfuData.6	TIOA.5 TIOA.6	IfuData.5 IfuData.6	TWReq.13 TWReq.14			136 137
	140	IfuData.7	TIOA.7	IfuData.7	FaultTW			140
	141	BMux.12		BMux.12	BMux.12	BMux.12		_141
	144	BMux.04	BMux.04		BMux.04	BMux.04		_144
	145	BMux.11	_AluCO	BMux.11	BMux.11	BMux.11		145
	148	BMux.03	BMux.03	AluCO BMux.10	BMux.03 BMux.10	BMux.03 BMux.10	 	_148 149
	149 <u>—</u> 152 <u>—</u>	BMux.10 BMux.02	_AluG1 BMux.02	AluG1	BMux.02	BMux.02		152
•	153	MAR.13'	AluPi	MAR.13'	dIMOut.12	dlMOut.12		153
	156	MAR.05'	MAR.05'	AluP1	dlMOut.13	dlMOut.13	RfshPeriod	156
	157	MAR.12'	Shc.08	MAR.12'	dlMOut.14	dlMOut.14		157
	160_	_MAR.04'	MAR.04'	Shc.08	dlMOut.15	d!MOut.15		_160
	161 164	MAR.11' MAR.03'	_Shc.09 MAR.03'	MAR.11' Shc.09				161 164
C	DispMhtTw 165	BMux.09	Shc.10		BMux.09	BMux.09	 	165
	168	BMux.01	BMux.01	Shc.10	BMux.01	BMux.01	OISDataOut'_	_168
	169	BMux.08	Shc.11 -	BMux.08	BMux.08	BMux.08	OISDataOut	169
	172	BMux.00	BMux.00	Shc.11	BMux.00	BMux.00		172
File: BPRight01.sil	173		ENTGtCT'a	BNTGtCT'a	BNTGtCT'a	BNTGtCT'a		173
•	176	Pendulum	Shc.12	Shc.12	BNTGtCT'b	MAIDs	Pendulum	176
Dated: 7/24/80	177 180	MAR.10' MAR.02'	Shc.13 MAR.02'	MAR.10'	rMlRa SetRunRfsh	rMiRa	KBoardData SetRunRfsh	177 180
•	180	MAR.02' MAR.09'	Shc.14	Shc.13 MAR.09'	Serununish		Setuninish	180
By: Mike Overton	184	MAR.01'	MAR.01'	Shc.14				184
	185	MAR.08'	Shc.15	MAR.08'				185
	188	MAR.00'	MAR.00'	Shc.15				_138
	and Cankot #	6	5		2	<u></u>		

Board N	Name _	MSA1Odd	MSA1Even	MSAOOdd	MSA0Even		MemX	MemC
	5	Ol Kington	CI VE-alia	CLKEnable'c	CLKEnable'b	@ MemSH	MemSH	MemSH
	8 9	CLKEnable'b CLK.ms1Odd'	CLKEnable'a CLK.ms1Even'	CLKEnable C	CLKEnable b CLK.ms0Even	CLKEnable'a CLK.md'	CLKEnable'c CLK.mx'	CLKEnable'b CLK.mc'
	12 -	OLIVINO I OUU	CEILING I EVEIT	OLIVINGO GUA	JEN.IIIGUE VEII	MemClkEn'a	MemClkEn'a	MemClkEn'a
	13					Md.08	TagInEc1	TaginEc1
	16					Md.09	CacheRefinEc1	CacheRefinEc1
	17 20					_Md.10 Md.11	_Store←inEc1' IfuRefinEc1	Store←InEc1'
	21 -					Md.11	inuneinedi ←Config	RefOutstdg'
	24					← Dbuf	←Pipe3	←Config
RIGHT	25					←Pipe4	←Pipe4	←Pipe3
	28	Sout.08	Scut.08	Sout.08	Sout.08	_Sout.08	DirtyloFinA'	—←Pipe4
(C)	²⁹ —	Sout.09 Sout.10	Sout.09 Sout.10	_Sout.09 Sout.10	Sout.09 Sout.10	_Sout.09 Sout.10	Mod0SinEn' Mod1SinEn'	DirtyloFinA'
	33	Sout.11	Sout.11	Sout.11	Sout.11	Sout.11	Mod2SinEn'	
	36	Mod1SinEn'	Mod1SinEn'	ModOSinEn'	Mod0SinEn'	Md.13	Mod3SinEn'	
	37	LoadSinO	LoadSinE	_LoadSinO	LoadSinE	_Md.14	LoadSinE	ļļ.
	40 — 41	ShiftSoutO ShiftEcOut	_ShiftSoutE ShiftEcOut	ShiftSoutOShiftEcOut	ShiftSoutE ShiftEcOut	_Md.15 Md.00	LoadSinO ShiftSoutE	ASEL.O'mem
	44	Sin.08	Sin.08	Sin.08	Sin.08	Sin.08	ShiftSoutO	DdataGood'
	45	Sin.09	Sin.09	Sin.09	Sin.09	Sin.09	ShiftEcOut	PrivRlnPair
	48 _	Sin.10	Sin.10	Sin.10	Sin.10	Sin.10	ProcTaginA	ProcTagInA
	49 52	Sin.11	Sin.11	Sin.11	Sin.11	Sin.11 Md.01	WplnEc1 Mcr←'	_WpinEc1 Mcr←'
	53 -			 		Md.01	ProcSm←'	ProcSm←'
	56					Md.03	←Pipe2	←Pipe2
	57					Md.04	← FaultInfo	← FaultInfo
<u></u>	60					_Md.05	HoldMapBuf Store←InA'	HoldMapBuf Store←InA'
Even Pin# 1/0	61 —					Md.06 Md.07	Store←InA' Map←InPair'	Map←InPair
1	65					Md.16	ViclfMiss'	ViclfMiss'
Co	68					_Md.17	dHitPerr	dHitPerr
0	69					_dDad.13	lfuFaultInEc2	dDad.13
l ln	72 73					dDad.12 dDad.11	DdataGood' PrivRInPair	dDad.12 dDad.11
l l n	76 <u> </u>					dDad.10	ErrFromEc2	dDad.10
ect	77 _					dDad.09	dPipe34Ad.0	dDad.09
	80					dDad.08	dPipe34Ad.1	dDad.08
9	81 84					dDad.07 dDad.06	dPipe34Ad.2_ ECFault	dDad.07 dDad.06
L J'	85					dDad.05	MemError	dDad.05
	88					dDad.04	_dSTPerr	dDad.04
* Jumper connection	89					dDad.03	StartEcGen'	dDad.03
to ContA board for desired Task wake up	92 93				ļ	dDad.02 Dad.01	←Map LargeHold	_dDad.02 Dad.01
ioi desiled Lask wake up	93 <u>—</u> 96				7	Dad.00	EcKeepsAB	EcKeepsAB
	97					dPipe34Ad.3	dPipe34Ad.3	Dad.00
	100					@BMux.17	BMux.17	
	101 — 104 —					@ BMux.16 @ BMux.15	BMux.16 BMux.15	BMux.15
	104			 		@ BMux.15 @ BMux.07	BMux.15	BMux.15 BMux.07
	108					StartEcGen'	MapTrbInEc1	MapTrbInEc1
	109					dMDMad.0'	_dMDMad.0'	MAR.15'1
	112	ļ				_dMDMad.1'	dMDMad.1'	MAR.07'
-	113 <u> </u>		**************************************			_dMDMad.2' dMDMad.3'	dMDMad.2' dMDMad.3'	MAR.14'
	117					@ BMux.14	BMux.14	BMux.141
	120					@BMux.06	BMux.06	BMux.061
	121					@ BMux.13	BMux.13	BMux.13
	124 <u> </u>					@ BMux.05 ECFault	BMux.05 TIOA.0	BMux.051 IfuData.0
	128					MemError	TIOA.1	IfuData.1
	129					_StartEcChk'	_StartEcChk'	IfuData.2
	132					_dSTPerr	FaultTW	IfuData.3
	133 136			 		_EcOut.0 EcOut.2	ShiftSinE ShiftSinO	lfuData.41
	137					EcOut.4	MemRASa	Ifudata.6
	140	_EcOut.2	_EcOut.0	_EcOut.2 _	_EcOut.0	EcOut.6	MemCASa	IfuData.7
	141	EcOut.6	EcOut.4	EcOut.6		@ BMux.12	BMux.12	BMux.12
	144	ShiftSinO	Shift-SinE	ShiftGinO	Shift CinE	@ BMux.04 @ BMux.11	BMux.04	BMux.041
	145 148	ShiftSinO MemRASa	_ShiftSinE MemRASa	ShiftSinO MemRASa		@ BMux.11 @ BMux.C3	BMux.11 BMux.03	BMux.111 BMux.031
	149	MemCASa	MemCASa	MemCASa	MemCASa	@BMux.10	BMux.10	BMux.101
	152	MemWEa	MemWEa	MemWEa	MemWEa	@ BMux.02	BMux.02	BMux.021
	153	Fate 6	Fals 6	Eats 0	Falso	ErrFromEc2	MemWEa	MAR.13'
	156 157	Ecin.0 Sin.00	_EcIn.0 Sin.00	Ecln.0 Sin.00	Ecin.0 Sin.00	_EcIn.0 Sin.00	RfshPeriod LoadEcOut'	MAR.05'1 MAR.12'1
	160	Sin.00	Sin.00 Sin.01	Sin.00	Sin.00	Sin.00	Mod3StrEn'	MAR.04'
	161	Sin.02	Sin.02	Sin.02	Sin.02	Sin.02	LoadSoutE'	MAR.11'1
	164	Sin.03	Sin.03	Sin.03	Sin.03	Sin.03	LoadSoutO'	MAR.03'1
	165	_LoadSoutO'	LoadSoutE'	LoadSoutO'	LoadSoutE'	@ BMux.09	BMux.09	_BMux.091
	168	LoadEcOut'	_LoadEcOut'	_LoadEcOut'	LoadEcOut'	@BMux.01	BMux.01	BMux.01
	169 <u>—</u> 172	Mod1StrEn'	Mod1StrEn'	ModOStrEn'	ModOStiEn'	@ BMux.08 @ BMux.00	BMux.08 BMux.00	BMux.08 1 BMux.00 1
mi. pani iiaa	173	Sout.00	Sout.00	Sout.00	Sout.00	Sout.00	BNTGtCT'a	BIVIUX.OO
File: BPRight02.sil	176	Sout.01	Sout.01	Sout.01	Sout.01	Sout.01	Mod0StrEn'	1
Dated: 7/24/80	177	Sout.02	Sout.02	Sout.02	Sout.02	Sout.02	Mod1StrEn'	MAR.10'
Dateu. 1/24/00	180	_Sout.03 _	Sout.03	Sout.03	Sout.03	_Sout.03	_Mod2StrEn'	MAR.02'
By: Mike Overton	181 184	Gnd Mb1	Mb1	Gnd M50	_Mb0	dPipe34Ad.0 dPipe34Ad.1	_MO	MAR.09'1 MAR.01'1
• · · · · · · · · · · · · · · · · · · ·	185	IAID (M1	1V1+A-F	MO	dPipe34Ad.1	M1 	MAR.08'
	188							MAR.00' 1
Board Soci		12	1_7	7.1				

RIGHT (C)

Connection
to ContA board
for desired Task wake up

Dsk/Ether | MSA3- I/O | MSA3- I/O | MSA2- I/O | MSA2- I/O **Board Name** MemSH MemSH MemSH¹ MemSH CLKEnable'a_ CLKEnable'c CLKEnable'b CLKEnable'a 8 CLK.disk' CLK.ms3Odd' CLK.ms3Even CLK.ms3Odd' CLK.ms2Even 10B.00 10B.00 10B.00 12 IOB.00 _IOB.00 12 IOB.01 OB.01 10B.01 13 IOB.01 IOB.01 13 OB.02 _IOB.02 16 IOB.02 IOB.02 16 17 IOB.03 OB.03 _IOB.03 _IOB.03 IOB.03 17 20 IOB.04 10B.04 -10B.04 OB.04 10B.04 20 10B.05 OB.05 **~**ЮВ.05 -IOB.05 21 IOB.05 24 OB.06 TIOB.06 -IOB.06 -10B.06 10B.06 IOB.07 10B.07 25 -10B.07 10B.07 -10B.07 Host.0 @Sout.08 Sout.09 Sout.08 Sout.08 28 28 Sout.08 THost.1 Sout.09 29 29 Sout.09 Sout 09 32 32 Host.2 Sout.10 Sout.10 Sout.10 Sout.10 THost.3 @Sout.11 33 Sout.11 Sout.11 Sout.11 33 36 ∏Host.4 Mod3SinEn' Mod3SinEn Mod2SinEn' Mod2SinEn 36 Host.5 37 @LoadSinO @LoadSinE LoadSinO LoadSinE 37 ShiftSoutO ShiftEcOut Host.6 ShiftSoutO ShiftSoutE 40 40 @ ShiftSoutE Host.7 ShiftEcOut 41 41 ShiftEcOut ShiftEcOut Sin.08 Sin.09 RcvData ___Sin.08 __Sin.08 ~Sin.08 44 45 45 Collision Sin.09 Sin.09 Sin.09 Sin.10 48 Xmt Data __Sin.10 ___Sin.10 Sin.10 48 49 MemClkEn 'a @ Sin.11 ___Sin.11 Sin.11 ___Sin.11 49 10B.16 52 TOB.16 T10B.16 T 10B.16 52 IOB.16 IOB.08 __IOB.08 53 53 IOB.09 OB.09 IOB.09 _IOB.09 56 56 OB.10 57 57 OB.10 -- IOB.10 __IOB.10 __IOB.10 60 IOB.11 OB.11 _IOB.11 OB.11 _IOB.11 60 61 IOB.12 OB.12 _IOB.12 [—]ЮВ.12 _IOB.12 61 64 IOB.13 _IOB.13 [IOB.13 _IOB.13 _IOB.13 64 65 IOB.14 OB.14 OB.14 _IOB.14 _IOB.14 65 68 IOB.15 _IOB.15 OB.15 _IOB.15 _IOB.15 68 69 OB.17 OB.17 OB.17 TIOB.17 OB.17 69 Secindx0' 72 72 Selected0' 73 Select0' 76 77 Sequence0' AlwsOnVCC 80 AlwsOnVCC 81 DataP0 84 85 85 DataM0 ClockP0 88 88 89 ClockMO 89 92 92 Eth +5v Secindx1 93 93 96 96 TSelected1 97 97 100 ⁻100 Select 1' Sequence 1 101 101 104 AlwsOnVCC 104 AlwsOnVCC 105 _105 108 DataP1 108 TT DataM1 109 109 112 ClockP1 112 113 ClockM1 _113 116 ⁻116 DiskTW 117 ___EthinTW TWReq.xx' TWReq.xx TWReq.xx* TWReq.xx _120 120 ____EthOutTW TWReq.xx* 121 TWReq.xx* TWReq.xx* TWReq.xx* **-**121 TIOA.0 TIOA.0 124 TIOA.0 TIOA.0 TIOA.0 125 TIOA.1 TIOA.1 TIOA.1 TIOA.1 TIOA. 1 125 128 TIOA.2 TIOA.2 TIOA.2 _тюа.2 TIOA.2 _128 129 129 TIOA.3 TIOA.3 TIOA.3 TIOA.3 TIOA.3 132 TIOA.4 TIOA.4 TIOA.4 TIOA.4 TIOA.4 **-**132 TIOA.5 TIOA.5 TIOA.5 TIOA.5 TIOA.5 _133 _136 133 TIOA.6 TIOA.6 TIOA.6 TIOA.6 TIOA.6 136 TIOA 7 TIOA 7 _TIOA.7 TIOA.7 137 TIOA.7 137 Secindx2 T@EcOut.2 140 @EcOut.0 EcOut.2 EcOut.0 140 141 TSelected2' @EcOut.6 @EcOut.4 EcOut.6 EcOut.4 ~141 Select2' 144 144 145 Sequence2' @ShiftSinO @ ShiftSinE **ShiftSinO** ShiftSinE 145 AlwsOnVCC MemRASa AlwsOnVCC MemCASa 148 MemRASa MemRASa MemRASa 148 MemCASa MemCASa MemCASa 149 T DataP2 152 @ MemWEa MemWE MemWEa MemWEa 152 DataM2 153 153 ClockP2 ClockM2 156 156 Ecin.O Ecln.0 Ecln.O @Ecin.O Sin.00 _Sin.00 Sin.00 Sin.00 157 157 160 Sin.01 _Sin.01 Sin.01 _Sin.01 160 161 Sin.02 Sin.02 Sin.02 Sin.02 161 Sin.03 LoadSoutO' Secindx3 164 Sin.03 Sin.03 Sin.03 164 165 Selected3' @ LoadSoutE' LoadSoutO' LoadSoutE' 165 Select3' 168 @LoadEcOut' LoadEcOut' LoadEcOut' LoadEcOut' 168 Sequence3' Mod3StrEn Mod3StrEn Mod2StrEn' Mod2StrEn 169 169 AlwsOnVCC 172 172 173 AlwsOnVCC Sout 00 Sout.00 Sout.00 Sout 00 173 176 DataP3 Sout.01 Sout.01 Sout.01 Sout.01 176 DataM3 Sout.02 Sout.02 Sout.02 Sout.02 177 177 180 ClockP3 @Sout.03 Sout.03 Sout.03 Sout.03 180 Mb3 Mb2 181 181 ClockM3 Gnd Gnd 184 Mb3 M3 Mb2 M2 184 185 Pendulum Pendulum Pendulum Pendulum Pendulum ⁻185 BNTGtCT'b 188 BNTGtCT'b BNTGtCT'b ENTGtCT'b BNTGtCT'b 188 Roam Sockat #

File: BPRight03.sil
Dated: 7/24/80
By: Mike Overton

Board	Name	Fast I/O	Fast I/O	Fast I/O	Fast I/O	DispM	DispY
The Terminators at the end of slot24		@ MemSH'	MemSH'	MemSH'	MemSH'	MemSH'	MemSH' 5
are for the following:	8 <u>-</u>	@CLKEnable'a_ CLK.io24'	@CLKEnable'c CLK.io23'	CLKEnable'b CLK.io22'	CLKEnable'a CLK.io21'	CLKEnable'c_ CLK.io20'	CLKEnable'b 8 CLK.display' 9
StartCycle'b	12	@10B.00	IOB.00	IOB.OO	IOB.00	IOB.00	IOB.00 12
CLKEnable'a		IOB.01	IOB.01	IOB.01	IOB.01	IOB.01	IOB.01 13
()	16 17	LIOB.02 IOB.03	IOB.02 IOB.03	IOB.02 IOB.03	IOB.02 	IOB.02 IOB.03	IOB.02 16 IOB.03 17
The Terminators between slots23&24	20	@IOB.04	IOB.04	IOB.04	IOB.04	IOB.04	IOB.04 20
are for the following	21 24	LIOB.05 IOB.06	IOB.05 IOB.06	IOB.05 IOB.06	IOB.05 IOB.06	IOB.05 IOB.06	IOB.05 21 IOB.06 24
StartCycle'a		@IOB.07	IOB.07	IOB.07	-IOB.07	IOB.07	
CLKEnable'b	28					Modes.0	Modes.0 28
•	29 <u> </u>		-			Modes.1 Modes.2	Modes.1 29 Modes.2 32
	33					Modes.3	Modes.3 33
RIGHT	³⁶ —	<u>-</u>			}	_XHSync XYSync	XHSync 36 XYSync 37
(C)	40					XSyncEn	XSyncEn 40
(G)	41 44			-	 	HSync VSync	_HSync 41 VSync 44
	45				1	BOff	BOff 45
	48	O		N OUE II		AOff	AOff 48
		@MemClkEn'b IOB.16	IOB.16	MemClkEn'b	IOB.16	MemClkEn'b IOB.16	@ MemClkEn'a 49 IOB.16 52
	53	IOB.08	IOB.08	IOB.08	_IOB.08	IOB.08	IOB.08 53
	56 57	IOB.09 IOB.10	IOB.09 IOB.10	_IOB.09 IOB.10	IOB.09 	I_IOB.09 IOB.10	IOB.09 56 IOB.10 57
	60	IOB.11	IOB.11	IOB.11	IOB.11	IOB.11	□IOB.11
Even Pin#	61 <u> </u>	[IOB.12 @IOB.13	IOB.12 IOB.13	IOB.12 IOB.13	OB.12 IOB.13	IOB.12 IOB.13	IOB.12 61 IOB.13 64
i i		IOB.14	_IOB.14	IOB.14	_IOB.13 _IOB.14	IOB.14	_IOB.14 65
l C	68 <u> </u>	[IOB.15 @IOB.17	IOB.15 IOB.17	IOB.15 IOB.17	IOB.15 IOB.17	IOB.15 IOB.17	IOB.15 68 IOB.17 69
l lo	72	@IOB.17	ЮВ. 17	IOB. 17	106.17	Video.1	Video 72
l In	73					HSync.1	HSync73
e c	76 —					VSync'.1 CSync'.1	VSync' 76 CSync' 77
	80 _					HBlank	HBlank80
0	81 <u>—</u> 84 —				1	HalfLine UBlank	HalfLine 81 VBlank 84
F -1.	85					Altem.O	Altem.0 85
* Jumper connection	88 <u>—</u>				 	Altem.1 Altem.2	Altem.1 88 Altem.2 89
to ContA board	92					Altem.3	Altem.3 92
for desired Task wake up	93 <u>—</u> 96	-	- Barr		-	Altem.4 Altem.5	Altem.4 93 Altem.5 96
	97					Altem.6	Altem.6 97
	100 101					Aitem.7 Bitem.0	Altem.7100 Bitem.0 101
	104					Bitem.1	Bitem.1 104
	105 <u>—</u> 108				 	Bitem.2 Bitem.3	Bitem.2 105 Bitem.3 108
	109					Bitem.4	Bltem.4109
	112 — 113 —		-			Bitem.5 Bitem.6	Bitem.5 112 Bitem.6 113
	116					Bitem.7	Bitem.6113 Bitem.7116
	117 <u> </u>	TWReq.xx*	TWReg.xx*	TWReg.xx*	TWReg.xx*	CursorData DispMwtTW	CursorData117 DispYwtTW120
	121	TWReq.xx*	TWReq.xx*	TWReq.xx*	TWReq.xx*	DispMhtTW	DispYwtTW 120 DispYhtTW 121
	124	@TIOA.0	_TIOA.0	_TIOA.0	TIOA.0	TIOA.0	TIOA.0124
	125 <u> </u>	TIOA.1 TIOA.2	TIOA.1 TIOA.2	_TIOA.1 _TIOA.2	TIOA.1 TIOA.2	TIOA.1	TIOA.1125 TIOA.2128
	129	TIOA.3	TIOA.3	TIOA.3	TIOA.3	TIOA.3	
		TIOA.4 TIOA.5	_TIOA.4 _TIOA.5	_TIOA.4 _TIOA.5	TIOA.4 TIOA.5	_TIOA.4 _TIOA.5	TIOA.4132 TIOA.5133
	136	TIOA.6	TIOA.6	TIOA.6	TIOA.6	TIOA.6	TIOA.6136
	137 <u>—</u> 140	@TIOA.7	TIOA.7	TIOA.7	TIOA.7	TIOA.7 AltemClkEn	TIOA.7137 AltemClkEn140
	141					BitemClkEn	BitemCikEn 141
	144 <u>—</u> 145 —	 	1	1	 	OISData.0 — OISData.0'	OISData.0 144 OISData.0' 145
	148					OISData.1	OlSData.1148
	149 <u> </u>	1	I	1		OISData.1' OISData.2	OISData.1' 149 OISData.2 152
	153			1		OISData.2'	OlSData.2'153
	156	1				OISData.3	OISData.3156
	157 160	1	<u> </u>	<u> </u>	<u> </u>	OISData.3' OISCIkA'	OISData.3'157 _OISCIkA'160
	161					OISCIKA	OISCIKA161
_	164 165		 	 	 	OISCIKB	OISCIKB 164 OISCIKB' 165
	168					OlSDataOut'	OISDataOut' 168
	169 172		 	 		OISDataOut DAC	OISDataOut169 DAC172
File: PDDigHO4 all	172		1			DACGnd	DAC172 DACGnd173
File: BPRight04.sil	176						176
Dated: 7/24/80	177 180		 	 		KBoardData PixelClkVCO	KBoardData 177 PixelClkVCO 180
By: Mike Overton	181					Crystal	Crystal 181
by, mine Overton	184 185	@ Pendulum	Pendulum	Pendulum	Pendulum	RawPixelClk_ Pendulum	RawPixelClk 184 Pendulum 185
	188	@BNTGtCT'b	BNTG(CT'b	BNTGtCT'b	BNTGtCT'b	BNTGtCT'b	BNTGICT'b 188
- Poort-So	Alcot #		00.	vv			

	•						
Board Na	me	ı IFU	ProcH	ProcL	ContA	ContB	ı Base ı
	6]	EventC	NEXT.0	NEXT.0	NEXT.0		
	7.		NEXT.1	_NEXT.1	NEXT.1		
	10.	EmuOrFT'	NEXT.2	NEXT.2	NEXT.2		
	11 14	MemBM.0	NEXT.3 MemBM.0	NEXT.3 SubTask.0	NEXT.3 — ASEL.0'a	ASEL.O'a	
	15	MemBM.1	MemBM.1	SubTask.1	dFF.0	dFF.0	
	18			MD	dFF.1	dFF.1	
	19.	NextData'	NextData' _	⊢MDI _	BLOCK	ASEL.O	
	22.	WantifuHold'	ASEL.0' —	ASEL.0'	CHoldReq WantIfuHold'	ASEL.O' -	
	23 26	ASEL.O'	ASEL.1	ASEL.2'	Hold	ASEL.2,	ACPI.O
LEFT	27		ShcAlu.0	ShcAlu.0	dFF.3	dFF.3	ACPIGnd.0
(=)	30		ShcAlu.1	ShcAlu.1	dFF.4	dFF.4	TACPI.1
(E)	31		ShcAlu.2	FF.ok'b	FF.ok'b		ACPIGnd.1
	34.		FF.ok'a	ShcAlu.2	FF.ok'a	AEE O	ACPI.2
	35 ₋ 38 -	- 	ShcAlu.3 Q.07	ShcAlu.3 Q.07	dFF.2 dFF.5	dFF.2 dFF.5	ACPIGnd.2 ACPI.3
	39		Q.08	Q.08	dFF.6	dFF.6	ACPIGnd.3
	42		PRhold	PRhold	dFF.7	dFF.7	TACPI.4
•	43.	CountMiss	FF.0	FF.0	FF.0	CBHold	ACPIGnd.4
	46 . 47 .	─────────────────────────────────────	FF.2 FF.3	FF.2 FF.3	FF.2 FF.3	 	H
	50	1 ''-"	FF.1 -	FF.1	FF.1 -	 	ACPBus.0'
	51		FF.Omem'	—←MDI'	DoCBr	DoCBr	ACPGnd.00
	54		FF.1mem	LScopeFH	dJCN.0	dJCN.0	ACPBus.1'
	55.		<u> </u>	ļ	dJCN.1	LdJCN.1 _	ACPGnd.01
	58 ₋ 59 -	 	 	 	dJCN.2 dJCN.3	dJCN.2 dJCN.3	ACPBus.2'ACPGnd.02
-	62 ·	EventD	 	 	dJCN.4	dJCN.4	ACPBus.3'
Pin# 1/0	63	MemBM34	MemBM34	_lfuRBaseSel'	dJCN.5	dJCN.5	ACPGnd.03
i i	66	IfuRBaseSel'	alu =Zero'	alu =Zero'	RmLsZero'		ACPBus.4'
[c	67 70	IOReset TempRef	L_RmLsZero' FA =0'	RmOdd' IOin'	RmOdd' dJCN.6	dJCN.6	ACPGnd.04 ACPBus.5'
O n	71	FA=1'	†-FA=1, −	lOout'	dJCN.7	dJCN.7	ACPGnd.05
l l ii	74	FF.4	FF.4	FF.4	FF.4		ACPBus.6'
	75	FF.5	<u> </u>	FF.5	FF.5		ACPGnd.06
e c t o	78 79	FF.6 FF.7	FF.6 FF.7	FF.6 FF.7	FF.6 FF.7		ACPBus.7' ACPGnd.07
1 1 5	82	IfuHold	Shc.02	Shc.02	dBLOCK'	dBLOCK'	ACPBus.8'
l lř	83 .	FG.8	Shc.03	Shc.03	dIMRH	diMRH	ACPGnd.08
line und	86	GDv'	MemBase.0	_SimHoldReq_	TNIA.04	TNIA.04	ACPStrb'
	87 . 90 .	PcFG.15 _ EnableFG'	MemBase.1	PrHoldReq	TNIA.05 TNIA.06	TNIA.05 TNIA.06	ACPGnd.09 ACPABus.0'
	91	GLd'	MemBase.3	MemBase.3	TNIA.07	TNIA.07	ACPGnd.10
	94	FG.0	MemBase.4	StkError	TNIA.08	TNIA.08	ACPABus.1'
	95	FG.1			TNIA.09	TNIA.09	ACPGnd.11
	98.	—_FG.2 —	CkMdParity'	CkMdParity'	TNIA.10	TNIA.10 _ TNIA.11	ACPABus.2' ACPGnd.12
	99 102	FG.3 FG.4	TempRef	TempRef	BNPC.04	BNPC.04	ACPBit 13
	103	FG.5	Shc.04b	Shc.04b	BNPC.05	BNPC.05	ACPGnd.13
	106	FG.6	Shc.05b	Shc.05b	lfuAddr.04'	MemPE	ACPBit14
	107 110		BSEL.0'	BSEL.0' BSEL.1'	BSEL.0'	BSEL.0' BSEL.1'	ACPGnd.14
	111		BSEL.2'	BSEL.1'	IfuAddr.06'	BSEL.1	
	114	lfuAddr.06'	Shc.06b	Shc.06b	IfuAddr.07'		SkipWait'
	115	IfuAddr.07'	MdPE	MdPE	lfuAddr.08'	MdPE _	
	118.	IfuAddr.08' IfuAddr.09'	RamPE	RamPE IOPE	IfuAddr.09'	RamPE IOPE	
	119. 122	IfuAddr.09'	Shc.07b	Shc.07b	IfuAddr.10' BNPC.06	BNPC.06	
	123	MakeF←D	Sha.00	Sha.00	BNPC.07	BNPC.07	TumOnDisk'
	126	IfuAddr.11'	LC.0	LC.0	IfuAddr.11'	LC.0	DiskOnRet
	127	IfuAddr.12'	LC.1 LC.2	LC.1 _	IfuAddr.12'	LC.1 LC.2	IOReset
	130 131	ifuAddr.13' WantifuRef'	Sha.01	LC.2 Sha.01	IfuAddr.13' BNPC.08	BNPC.08	TTLIOReset'
	134	!fuNextMacro'		Sha.02	BNPC.09	BNPC.09	
	135	StartMap'	Sha.03	Sha.03	BNPC.10	BNPC.10	TempRef
	138	MapRfsh'	Sha.04	Sha.04	IfuNextMacro'	TempRef	CIDO
	139 . 142 .	AwDifHit	Sha.05 Sha.06	_Sha.05 _Sha.06	BNPC.11 TNIA.12	BNPC.11 _ TNIA.12	CIDDRet
	142		Sha.07	Sha.07	TNIA.13	TNIA.12 _	CICC
	146		aluCout	aluCout	TNIA.14	TNIA.14	CICCRet
	147		Sha.08	Sha.08	TNIA.15	TNIA.15	CITT
	150		Sha.09	Sha.09	BNPC.12	BNPC.12	CITTRet
	151 ₋ 154	 	Sha.10 Sha.11	Sha.10 Sha.11	BNPC.13 BNPC.14	BNPC.13 _ BNPC.14	CIEE -
	155	<u> </u>	NextMacro —	NextMacro —	NextMacro —	T U	Serial.200
	158		Sha.12	Sha.12	BNPC.15	BNPC.15	Serial.100
	159		IOatt	jent	jcnt		Serial.40
	162		Sha.13	Sha.13	IOatt	71114 00	Serial.20
	163		Sha.14	Sha.14	TNIA.02 _	TNIA.02 _	Serial 10
	166 ₋ 167	+	Sha.15 ALUF.0	Sha.15	sw –	TNIA.03	Serial.4 Serial.2
	170		ALUF.1 —	ALUF.0	TNIA.03	ALUF.0	Serial.1
	171		ResEqZero'	ALUF.1	ResEqZero'	ALUF.1	PwrOnRet
BPLeft01.sil	174		ResGeZero'	ALUF.2	ResGeZero'	ALUF.2	TumOnPwr
DLF21f0 1:911	175		Overflow'	ALUF.3	Overflow'	ALUF.3	TumOnLED'
ed: 7/24/80	178	EventE	ALUF.2	MuCarny	BNPC.02	BNPC.02 IMLHPEdiy	LEDOnRet BootMC
	179 182		AluCarry Cnt =Zero'	AluCarry Cnt =Zero'	AluCarry Cnt =Zero'	IMRHPEdiy	TumOff2v
Miles Overden	102						1 100101124

_DecCnt'

DmuxData DmuxCLK

183

187 ____

186

IfuAck'

DmuxData DmuxCLK

_DecCnt'

DmuxData DmuxCLK

BNPC.03

DmuxData

DmuxCLK

DmuxData

DmuxCLK

BNPC.03

179 _182 _183

186

<u>_</u>187

DmuxData

DmuxCLK

Dated: 7/24/80 By: Mike Overton

Odd pin#	l l"	6 — 111 — 111 — 115 — 11	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	Sout.07 Sout.05 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1 Fin.17	NEXT.0 NEXT.1 NEXT.2 NEXT.3 SubTask.0 SubTask.1 MD FinTsk.0 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.0 FinSubT.0 FinSubT.0 AXHold ProcTag MDMtag' At=Curt'	ExtHoldReq DisHold McrD+' FF.Omem' EmuOrfT' ASEL.0 + MD + MDI FF.1 mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold ProcTag MDMttag' At =Curt'
Odd pin#	(E)	10 — 11 — 14 — 15 — 18 — 19 — 22 — 23 — 26 — 27 — 30 — 31 — 35 — 42 — 43 — 46 — 47 — 55 — 55 — 55 — 55 — 55 — 55 — 55	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1 Fin.17	NEXT.2 NEXT.3 SubTask.0 SubTask.1 MD FinTsk.0 FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold MXHold MD MD MD MT MD MT MD MT MD MT MC	McrD←¹ FF.0mem' EmuOrFT' ASEL.0 ←MD ←MDI FF.1mem @ASEL.1' @ASEL.2' Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	11	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.07 Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1 Fin.17	NEXT.3 SubTask.0 SubTask.1 + MD FinTsk.0 FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	FF.0mem' EmuOrFT' ASEL.0 ← MD ← MDI FF.1mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	14 — 15 — 18 — 19 — 22 — 23 — 26 — 27 — 30 — 31 — 34 — 35 — 42 — 43 — 46 — 50 — 51 — 54 — 55 — 58 — 58 — 58 — 58 — 58 — 58	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	SubTask.0 SubTask.1 ←MD FinTsk.0 FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	EmuOrFT' ASEL.0 + MD + MDI FF.1 mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	18 — 19 — 22 — 23 — 26 — 27 — 30 — 31 — 35 — 38 — 42 — 43 — 46 — 47 — 50 — 51 — 55 — 55 — 58 — 58 — 58 — 58 — 58	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	←MD FinTsk.0 FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	← MD ← MDI FF.1 mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	19	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	FinTsk.0 FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	← MDI FF.1 mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	22	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.06 Sout.05 Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	FinTsk.1 FinTsk.2 FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	FF.1 mem @ ASEL.1' @ ASEL.2' Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	26	Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1 MemAd.1 MemAd.2 ChipsAre4k	Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.04 Sin.07 Sin.06 Sin.05 Sin.04	Sout.04 Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1	FinTsk.3 FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	@ ASEL.2' Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	27	Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1 MemAd.1 MemAd.2 ChipsAre4k	Sin.07 Sin.06 Sin.05 Sin.04 Ecin.1	Sin.07 Sin.06 Sin.05 Sin.04	Sin.07 Sin.06 Sin.05 Sin.04	Sin.07 Sin.06 Sin.05 Sin.04 Ecln.1 Fin.17	FinSubT.0 FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	Hold CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	(E)	30	Sin.06 Sin.05 Sin.04 Ecln.1 MemAd.1 MemAd.2 ChipsAre4k	Sin.06 Sin.05 Sin.04 Ecin.1	Sin.06 Sin.05 Sin.04	Sin.06 Sin.05 Sin.04	Sin.06 Sin.05 Sin.04 Ecln.1 Fin.17	FinSubT.1 MXHold ProcTag MDMtag' At =Curt'	CBHold MXHold ProcTag MDMtag' At =Curt'
Odd pin#	[c] _{1/}	31	Sin.05 Sin.04 Ecin.1 MemAd.1 MemAd.2 ChipsAre4k	Sin.05 Sin.04 Ecin.1	Sin.05 Sin.04	Sin.05 Sin.04	Sin.05 Sin.04 Ecln.1 Fin.17	MXHold ProcTag MDMtag' At =Curt'	MXHold ProcTag MDMtag' At =Curt'
Odd pin#	l l"	35	MemAd.1 MemAd.2 ChipsAre4k	Ecin.1			Ecin. 1 Fin. 17	MDMtag' At =Curt'	MDMtag' Cart'
Odd pin#	l l"	38	MemAd.1 MemAd.2 ChipsAre4k	MemAd.1	Ecin.1	Ecin.1	Fin.17	At =Curt'	☐At =Curt' ☐ 3
Odd pin#	l l"	39	MemAd.2 ChipsAre4k						
Odd pin#	l l"	42 43 46 50 51 54 58	MemAd.2 ChipsAre4k				Fin.15	DCForCt'	DCForCt' 3
Odd pin#	l l"	46 — 47 — 50 — 51 — 54 — 55 — 58 —	MemAd.2 ChipsAre4k				Fin.14	EmuOrFT'	PRhold
Odd pin#	l l"	47	MemAd.2 ChipsAre4k		10 11		Fin.13	CountMiss	4
Odd pin#	l l"	50 51 54 55 58	ChipsAre4k	WEITIAG.Z	MemAd.1 MemAd.2	MemAd.1 MemAd.2	Fin.12 _	MemAd.1	@FF.2 4 @FF.3 4
Odd pin#	l l"	51 54 55 58		l	Wemad.2	Wemad.2	Fin.11 Fin.10	MemAd.2 UseAsm	@FF.3 UseAsm
Odd pin#	l l"	55 <u> </u>	ChinsAm16k	ChipsAre4k	ChipsAre4k	ChipsAre4k	Fin.09	ChipsAre4k	←MDI' \$
Odd pin#	l l"	58		ChipsAre16k	ChipsAre16k	ChipsAre16k	Fin.08	ChipsAre16k	VicOrFS1C 5
Odd pin#	l l"		ChipsAre64k MemAd.3	ChipsAre64k MemAd.3	ChipsAre64k MemAd.3	ChipsAre64k MemAd.3	Fin.07 Fin.06	ChipsAre64k MemAd.3	CHoldreq SacheRef'
Odd pin#	l l"		MemAd.4	MemAd.4	MemAd.4	MemAd.4	Fin.05	MemAd.4	MakeD~CD
	l l"	62	MemCASb	MemCASb	MemCASb	MemCASb	Fin.04	MemCASb	←MDdly' (
·		O 63 _	MemRASb EcOut.7	MemRASb EcOut.5	MemRASb	MemRASb EcOut.5	Fin.03	MemRASb	PairFull'
		C 67 _	EcOut.3	EcOut.1	EcOut.3	EcOut. 1	_Fin.02 _Fin.01	StartMap' FinNext	StartMap' 6
	1 1) ⁷⁰ _					Fin.00	CacheRef'	
1	1 1) 71 _	ļ				Fin.16	VicOrFS1C _	FA =1' 7
] []	74 _	 				EcOut.7 EcOut.5	←MDdiy' PairFull'	@FF.4 @FF.5
ļ] [75 _ 78 _ 79 _					EcOut.3	DisHold	@FF.6
] []	79					EcOut.1	MapAd.8	@FF.7
) ⁸² _	ļ				Makon: CD	MakeD←CD	IfuHold 8
ı	ᆫᆜ	83 <u> </u>	 				MakeD←CD _ MakeMD←D'	AchMap' MakeMD← D'	AchMap' 8 MemBase.0
		87 _					MakeMDM~ [
_	Α	90 _					MakeScut←D	MakeSout ← D	MemBase.2
] [91 94	 	 	<u> </u>	ļ	MakeFout←D	MakeFout←D MemPE	MemBase.3 S
\smile 1	ㄴ 	94 95	 				FG.0 FG.1	StkError	MemBase.4 S
		98 _					FG.2	MapAd.1	MapAd.1
		99					FG.3	MapAd.0	MapAd.0
		102 <u>—</u> 103 —	 				FG.4 FG.5	MapRfsh' ioFetchinA'	MapRfsh' 10
		106	 				FG.5 FG.6	MapAd.2	MapAd.2
		107					FG.7	MapAd.3	MapAd.3
		110					FG.8	MapAd.4	MapAd.4
		111 — 114 —	 				GDv' _PcFG.15	MapAd.5 Hita	MapAd.5
		115					EnableFG'	MemColSel	Hita 1
		118					GLď	MapAd.6	MapAd.6 11
		119	ļ					MapAd.7	MapAd.7
		122 <u> </u>	 				TempRef Transport'	Transport' FoutNext	Transport' 12 MapAd.8 12
		126	1				MakeD← Dbuf		XWantsPipe 1
		127					MakeF←D	MakeF←D	MakeF←D 12
		130	Manathers	Monitory	Monitor	Man-W/F	FastD←Dbuf_	Fout.f!t	FastD←Dbuf 1:
		131 <u>-</u> 134	MemWEb	MemWEb MemAd.5	MemWEb MemAd.5	MemWEb MemAd.5	Dbut←' Fout.17	MemWEb	WantifuRef' 1: MemAd.5 1:
		135	MemAd.6	MemAd.6	MemAd.6	MemAd.6	Fout.15	MemAd.6	MemAd.6
		138	MemAd.7	MemAd.7	MemAd.7	MemAd.7	Fout.14	MemAd.7	MemAd.7 11
		139_	MemAd.8	MemAd.8	MemAd.8	MemAd.8	Fout.13	MemAd.8	MemAd.8
		142 <u>—</u> 143 —	 				_Fout.12 _Fout.11	EcWantsA ReadinA'	EcWantsA 14
		146					Fout.10	LdPipeVAdly'	LdPipeVAdly' 14
		147					Fout.09	VicInPair'	VicInPair 14
		150					Fout.08	dPipe02 Ad.0	dPipe02 Ad.0 1
		151 <u>-</u> 154	 				Fout.07 Fout.06	dPipe02Ad.1 dPipe02Ad.2	dPipe02Ad.1 1: dPipe02Ad.2 1:
		155	Sin.15	Sin.15	Sin.15	Sin.15	Four.05	dPipe02Ad.2	dPipe02Ad.3 1
		158	Sin.14	Sin.14	Sin.14	Sin.14	Sin.15	STfree'	STfree' 15
		159	0:-10		3: 45	0: :5	Sin.14	IOStoreInA	IOStoreInA 15
		162 <u> </u>	Sin.13 Sin.12	Sin.13	_Sin.13	Sin.13 Sin.12	_Sin.13 _	AfreeOrEc'b	AfreeOrEc'b 16
		166	3111.12	Sin.12	Sin.12	3III.12	Sin.12 Fout.04	MapWait- DMakeD← Dbuf	MapWait- D 16 MakeD← Dbuf 16
		167					Fout.03	MemRfsh	MemRfsh 16
\bigcup		170					Fout.02	sw [,] _	
		171					Fout.01	AwDifHit'	AwDifHit' 17
File: BPI	Left02.sil	174 175	 				Fout.00 Fout.16	FoutSubT.0 FoutSubT.1	1
		178	Sout.15	Sout.15	Sout.15	Sout.15	rout.16 Sout.15	FoutTsk.0	
Dated: 7	7/24/80	179	Sout.14	Sout.14	Sout.14	Sout.14	_Sout.14	FoutTsk.1	i
By: Mik	ke Overton	182	Sout.13	Sout.13	Sout.13	Sout.13	Sout.13	FoutTsk.2	18
Dy. Wilk	No Overton	183	Sout.12	Sout.12	Sout.12	Sout.12	_Sout.12	FoutTsk.3	IfuAck' 18
		186 <u>—</u> 187 —	 				DmuxData _ DmuxCLK	DmuxDataDmuxCLK	DmuxData 18
	Roam 6	Saaket #_	13	1.0		40	DMIXCLK	DiffUXCEX	DINUACEN 18

	LEFT (E)
Odd pin# C	O Connector

Board Name Dsk/Ether | MSA3- I/O | MSA3- I/O | MSA2- I/O | MSA2- I/O NEXT.0 NEXT.0 NEXT.O 6 NEXT.1 NEXT.1 NEXT.1 NEXT.1 NEXT.1 NEXT.2 NEXT.2 NEXT.2 NEXT.2 NEXT.2 10 10 11 NEXT.3 NEXT.3 NEXT.3 NEXT.3 NEXT.3 11 14 SubTask.0 _SubTask.0 SubTask.0 SubTask.0 SubTask.0 14 15 SubTask.1 _SubTask.1 SubTask.1 SubTask.1 SubTask.1 15 BLOCK BLOCK BLOCK BLOCK BLOCK 18 19 FinTsk.O @Sout.07 Sout.07 Sout.07 Sout.07 19 FinTsk.1 Sout.06 Sout.06 Sout.06 @Sout.06 22 23 FinTsk.2 Sout.05 23 Sout.05 Sout.05 Sout.05 FinTsk.3 Sout.04 26 26 @ Sout.04 Sout.04 Sout.04 27 FinSubT.0 @Sin.07 Sin.07 Sin.07 Sin.07 27 30 FinSubT.1 @Sin.06 Sin.06 Sin.06 Sin.06 30 31 Fin.17 @Sin.05 Sin.05 Sin.05 Sin.05 31 34 Fin.15 @Sin.04 Sin.04 Sin.04 Sin.04 34 Ecin. 1 35 Fin.14 @Ecln.1 Ecln.1 Ecin. 1 38 _Fin.13 38 39 Fin.12 39 42 Fin.11 42 43 Fin. 10 43 46 Fin.09 @ MemAd. 1 MemAd.1 MemAd.1 MemAd 1 46 47 47 Fin.08 @ MemAd.2 MemAd.2 MemAd.2 MemAd.2 50 50 Fin.07 51 Fin.06 @ChipsAre4k ChipsAre4k ChipsAre4k ChipsAre4k 51 54 _Fin.05 @ChipsAre16k ChipsAre16k ChipsAre16k ChipsAre16k 54 @ChipsAre64k 55 Fin.04 ChipsAre64k ChipsAre64k ChipsAre64k 55 58 Fin.03 MemAd.3 MemAd.3 MemAd.3 MemAd.3 58 59 MemAd.4 59 Fin.02 @ MemAd.4 MemAd.4 MemAd.4 Fin.01 @MemCASb MemCASb MemCASb MemCASb 62 _Fin.00 @MemRASb MemRASb MemRASb MemRASb 63 _Fin.16 @EcOut.7 @EcOut.5 EcOut. 7 EcOut.5 66 67 FinNext @EcOut.3 @EcOut.1 EcOut.3 EcOut.1 67 70 Ohold Ohold Ohold Ohold Ohold 70 lOin' lOin' lOin' lOin' lOin' 71 74 10out "IOout lOout' iOout lOout' 74 75 75 Ttlindex 78 78 TtlReady 79 79 82 TtlOnLine 82 83 TtlDevChk* 83 86 TtlSeekInc' 86 87 TtlEndOfCyl^{*} 87 90 TtlTem' 90 TtlReadOnly' TtlOffSet' 91 91 94 94 95 ∏DriveTag' 95 98 CylinderTag' 98 99 THeadTag' 99 102 ContTag 102 103 TagBus.9 106 TagBus.8' 106 107 TagBus.7' _110 _111 110 TagBus.6' TagBus.5' 114 TagBus.4' 114 TagBus.3' _115 115 118 TagBus.2 _118 119 TagBus. 1 _119 TagBus.0' 122 122 LTagBus.00 123 123 126 126 TempRef 127 127 **IOReset IOReset IOReset** 130 OReset **IOReset ~130** 131 FoutNext @ MemWEb MemWEb MemWEb MemWEb 131 134 Fout.flt @MemAd.5 MemAd.5 MemAd.5 MemAd.5 134 135 _Fout.17 @ MemAd.6 MemAd.6 MemAd.6 MemAd.6 135 138 Fout.15 @MemAd.7 MemAd.7 MemAd.7 MemAd.7 138 139 Fout.14 @ MemAd.8 MemAd.8 MemAd.8 MemAd.8 139 142 Fout.13 142 143 Fout.12 143 Fout.11 146 146 147 Fout. 10 147 Fout 09 150 150 Fout.08 151 151 154 Fout.07 154 155 Fout.06 @ Sin.15 Sin. 15 Sin. 15 Sin. 15 155 158 Fout.05 @Sin.14 Sin.14 Sin.14 Sin.14 158 -IOatt _IOatt Oatt -IOatt 159 159 Oatt 162 162 Fout.04 @Sin.13 Sin. 13 Sin.13 Sin.13 Fout.03 Sin.12 Sin.12 Sin.12 163 163 @ Sin. 12 166 Fout 02 166 167 Fout.01 167 170 Fout.00 _170 171 Fout.16 171 FoutSubT.0 175 FoutSubT.1 175 Sout.15 Sout.15 Sout.15 178 178 FoutTsk.0 @ Sout. 15 179 FoutTsk.1 @ Sout. 14 Sout.14 Sout.14 Sout.14 **~179** 182 FoutTsk.2 @ Sout.13 Sout.13 Sout.13 Sout.13 _182 Sout.12 Sout.12 Sout.12 FoutTsk.3 @Sout.12 _183 186 DmuxData DmuxData DmuxData DmuxData DmuxData 186 DmuxCLK 187 DmuxCLK DmuxCLK DmuxCLK DmuxCLK 187 Roard_Socket_#

_1_0.

iΩ

File: BPLeft03.sil Dated: 7/24/80 By: Mike Overton

	Board Name	Fast I/O	Fast I/O	Fast I/O	Fast I/O	DispM	DispY	L
	6 🗔	NEXT.0	_NEXT.0	_NEXT.0	NEXT.0	NEXT.0	NEXT.0	_ 6
		NEXT.1 NEXT.2	NEXT.1 NEXT.2	NEXT.1 NEXT.2	NEXT.1	NEXT.1 NEXT.2	NEXT.1 NEXT.2	_ 7 _ 10
	11 🗍	NEXT.3	_NEXT.3	_NEXT.3	NEXT.3	NEXT.3	NEXT.3	_ 11
		SubTask.0	SubTask.0	SubTask.0	SubTask.0	SubTask.0	SubTask.0	14/
		SubTask.1 BLOCK	SubTask.1 BLOCK	SubTask.1 BLOCK	_SubTask.1 BLOCK	SubTask.1 _ BLOCK	SubTask.1 BLOCK	15 18
		FinTsk.0	FinTsk.0	FinTsk.0	FinTsk.0	FinTsk.0	FinTsk.0	_ 19
		FinTsk.1	FinTsk.1	FinTsk.1	FinTsk.1	FinTsk.1	FinTsk.1	22
		FinTsk.2 FinTsk.3	_FinTsk.2 FinTsk.3	FinTsk.2 FinTsk.3	FinTsk.2 	FinTsk.2 FinTsk.3	FinTsk.2 FinTsk.3	23 26
LEFT		FinSubT.0	FinSubT.0	FinSubT.0	FinSubT.0	FinSubT.0	FinSubT.0	27
(E)	30	FinSubT.1	FinSubT.1	FinSubT.1	FinSubT.1	FinSubT.1	FinSubT.1	30
(L)	31 34	Fin.17	_Fin.17 Fin.15	Fin.17 Fin.15	Fin.17 Fin.15	Fin.17 Fin.15	Fin.17 —	31 34
·	35	Fin.15	Fin.14	Fin.14	Fin.14	Fin.14	Fin.14	35
	38_	Fin. 13	Fin.13	Fin.13	Fin.13	Fin.13	Fin.13	38
		Fin.12 Fin.11	_Fin.12 Fin.11	_Fin.12 Fin.11	Fin.12 Fin.11	Fin.12 	Fin.12 Fin.11	39 42
•	43	Fin.10	Fin.10	Fin.10	Fin.10	Fin.10	Fin.10	43
	46 🗍	Fin.09	Fin.09	Fin.09	Fin.09	Fin.09	Fin.09	46
	47 50	© Fin.08	_Fin.08 Fin.07	Fin.08 Fin.07	Fin.08 Fin.07	Fin.08 	Fin.08 — Fin.07	_ 47 50
	51	Fin.07 Fin.06	Fin.06	Fin.06	Fin.06	Fin.06	Fin.06	51
	54	Fin.05	Fin.05	Fin.05	Fin.05	Fin.05	Fin.05	54
	55 58	Fin.04 Fin.03	_Fin.04 Fin.03	_Fin.04 Fin.03	Fin.04 Fin.03	Fin.04 	Fin.04 Fin.03	55 58
	59	Fin.02	Fin.02	Fin.02	Fin.02	Fin.02	Fin.02	59
Odd pin# C	62	@Fin.01 Fin.00 Fin.16	Fin.01	Fin.01	Fin.01	Fin.01	Fin.01	62
c I/O	63 66	Fin.00	Fin.00 Fin.16	Fin.00 Fin.16	Fin.00 Fin.16	Fin.00 Fin.16	Fin.00 Fin.16	63 66
C	67	FinNext	FinNext	FinNext	FinNext	FinNext	FinNext	67
o n	70	IOhold	IOhold	_IOhold	IOhold	IOhoid	lOhold	70
l n	71 74	ilOort,	_lOin'	lOin'	lOin' lOout'	_IOin' IOout'	lOin'	71 74
e	75							75
C t	78 79			\Box				78 79
	82		1					82
l ľ	83 🗍							83
	86 87	 		 				86 87
A	90 🗖							90
	91							91
	94 95	 	╂	 	 	TTLCSync' _		94 95
	98					TTLCSync'Gr		98
	99	_				- 10	CS - CAT	99
	102 103		-	 		RedGnd Red	 	_102 103
•	106							106
	107							107
	110	[]	 	 		GreenGnd Green		_110 _111
	114							114
	115	 	 	-		BlucCod		_115
	118 119		 	}		BlueGnd Blue		_118 _119
	122							122
	123 126		<u> </u>	<u> </u>	<u> </u>	<u></u>	<u> </u>	123
	127							_126 127
-		@IOReset	_IOReset	_IOReset	IOReset	_IOReset	_IOReset	130
		FoutNext Fout.flt	_FoutNext Fout.flt	FoutNext Fout.flt	FoutNext Fout.flt	FoutNext Fout.flt	FoutNext Fout.flt	131 134
	135	Fout.17	_Fout.17	Fout.17	Fout.17	Fout.17	Fout.17	_135
	138	Fout.15	_Fout.15	_Fout.15	Fout.15	Fout.15	Fout.15	138
	142	Fout.14 Fout.13	Fout.14 _Fout.13	Fout.14 _Fout.13	Fout.14 Fout.13	Fout.14 Fout.13	Fout.14 Fout.13	139 142
	143	Fout.12	Fout.12	Fout.12	Fout.12	Fout.12	Fout.12	_143
	146	Fout.12 Fout.11 Fout.10	_Fout.11	Fout.11	Fout.11	Fout.11	Fout.11	146
	14/	Fout.10 Fout.09	Fout.10 Fout.09	Fout.10 Fout.09	Fout.10 Fout.09	Fout.10 Fout.09	Fout.10 Fout.09	147 150
	151	Fout.08	Fout.08	Fout.08	Fout.08	Fout.08	Fout.08	151
		Fout 06	Fout.07	Fout.07	Fout.07	Fout.07	Fout.07	154
		Fout.06 Fout.05	Fout.06	_Fout.06 Fout.05	Fout.06 Fout.05	Fout.06 Fout.05	Fout.06	_155 158
	159	IOatt	_lOatt	lOatt	IOatt	lOatt	IOatt	_159
		Fout.04	Fout.04	Fout.04	Fout.04	Fout.04	Fout.04	162
		Fout.03 Fout.02	_Fout.03 Fout.02	Fout.03 Fout.02	Fout.03 Fout.02	Fout.03 Fout.02	Fout.03 Fout.02	_163 _166
		Fout.01	Fout.01	Fout.01	Fout.01	Fout.01	Fout.01	167
\bigcup	170	Fout.00	Fout.00	Fout.00	Fout.00	Fout.00	Fout.00	170
		Fout SubT 0	_Fout.16	_Fout.16	Fout.16	_Fout.16	Fout.16	171
File: BPLeft04.sil	174 175	FoutSubT.0 FoutSubT.1	_FoutSubT.0 FoutSubT.1	_FoutSubT.0 FoutSubT.1	FoutSubT.0 FoutSubT.1	FoutSubT.0 FoutSubT.1	FoutSubT.0 FoutSubT.1	-174 175
Dated: 7/24/80	178	FoutTsk.0	FoutTsk.0	FoutTsk.0	FoutTsk.0	FoutTsk.0	FoutTsk.0	178
Dateu: 1/24/00		FoutTsk.1	FoutTsk.1	FoutTsk.1	FoutTsk.1	FoutTsk.1	FoutTsk.1	179
By: Mike Overton		FoutTsk.2 FoutTsk.3	_FoutTsk.2 FoutTsk.3	_FoutTsk.2 FoutTsk.3	FoutTsk.2 FoutTsk.3	FoutTsk.2 FoutTsk.3	FoutTsk.2 FoutTsk.3	_182 183
-	· 186	DmuxData	DmuxData	_DmuxData	DmuxData	DmuxData	DmuxData	_186
_	187	DmuxCLK	DmuxCLK	DmuxCLK	DmuxCLK	DmuxCLK	DmuxCLK	_187
RA	am_Carbat #l	/ <u>``</u>	<u></u>			00	·1.^1	